Fig. 5From: DC offset rejection in a frequency-fixed second-order generalized integrator-based phase-locked loop for single-phase grid-connected applicationsResults of case study 1 grid conditions. a Estimated phase error and b estimated grid frequencyBack to article page