Fig. 4From: DC offset rejection in a frequency-fixed second-order generalized integrator-based phase-locked loop for single-phase grid-connected applicationsActual (solid) and estimated (dashed) grid voltages (pu) under a 20° phase jump at 0.02 sBack to article page