Fig. 2From: DC offset rejection in a frequency-fixed second-order generalized integrator-based phase-locked loop for single-phase grid-connected applicationsThe small-signal model of the proposed FFSOGI-PLL, where Ï„ is the arbitrary time delay and \({\tau }_{p}=2/k{\omega }_{n}\) is the time constant of the SOGI blockBack to article page