Fig. 13From: DC offset rejection in a frequency-fixed second-order generalized integrator-based phase-locked loop for single-phase grid-connected applicationsThe block diagram of the small-scale experimental set-upBack to article page