Fig. 3From: Transient synchronous stability analysis and enhancement control strategy of a PLL-based VSC system during asymmetric grid faultsSequence domain circuit under SLG faultBack to article page