Fig. 11From: Transient synchronous stability analysis and enhancement control strategy of a PLL-based VSC system during asymmetric grid faultsSimulation results of Case 2. a Terminal three-phase voltage. b Positive sequence dq-axis voltage. c Output active power. d Positive and negative sequence PLL output frequency. e Negative sequence dq-axis voltage. f Output reactive powerBack to article page