Fig. 1From: DC offset rejection in a frequency-fixed second-order generalized integrator-based phase-locked loop for single-phase grid-connected applicationsThe proposed FFSOGI-PLL with DC offset rejection capability. The SOGI is used to construct the orthogonality. Arbitrarily delayed signal cancelation is used to remove the DC offset from the orthogonal signalsBack to article page