Fig. 3From: DC offset rejection in a frequency-fixed second-order generalized integrator-based phase-locked loop for single-phase grid-connected applicationsPerformance comparison between the actual response of the proposed FFSOGI-PLL and its small-signal model with a 20° phase jump at 0.02 sBack to article page